



## Design Example Report

<b>Title</b>	<i>100 W Output Automotive Power Supply for 400 V Systems Using InnoSwitch™3-AQ INN3990CQ</i>
<b>Specification</b>	150 V <sub>DC</sub> – 500 V <sub>DC</sub> Input; 13.5 V / 7.35 A Output
<b>Application</b>	12 V Auxiliary Battery Replacement
<b>Author</b>	Automotive Systems Engineering Department
<b>Document Number</b>	DER-953Q
<b>Date</b>	April 4, 2024
<b>Revision</b>	1.1

### **Summary and Features**

- Ultra-compact design for 400 V<sub>DC</sub> BEV automotive applications
- Low component count (only 66 components)<sup>1</sup> design with a single 900 V power switch
- Full load operation from 150 V<sub>DC</sub> to 500 V<sub>DC</sub> input<sup>2</sup>
- Reinforced 500 V isolated transformer (IEC-60664-1 and IEC-60664-4 compliant)
- ≥92% full load efficiency across the input voltage range
- 1% output voltage load and line regulation
- Secondary-side regulated output
- Ambient operating temperature from -40 °C to 85 °C
- Complete fault protection, including output current limit and short-circuit protection
- Uses automotive-qualified AEC-Q surface mounted (SMD) components<sup>3</sup>
- Low profile, 22 mm height

<sup>1</sup> Power conversion stage only, excluding input and output ports. See Figure 5

<sup>2</sup> Derated power below 150 V<sub>DC</sub> input. See Figure 94

<sup>3</sup> AEC-Q200 transformer qualification and AEC-Q qualified SR MOSFET selection belong to final design.

## Table of Contents

1	Introduction .....	5
2	Design Specification .....	7
2.1	Electrical Specifications .....	7
2.2	Isolation Coordination .....	8
2.3	Environmental Specifications .....	8
3	Schematic .....	9
4	Circuit Description .....	12
4.1	Input Filter .....	12
4.2	High-Voltage Side Circuit.....	12
4.3	Low-Voltage Side Circuit .....	12
4.4	Precision Voltage Regulation (PVR) Circuit .....	13
4.5	BPP Pull Down Circuit .....	14
4.6	InnoSwitch3 Enable-Disable .....	14
4.7	InnoSwitch3-AQ Temporary Enable .....	15
4.8	Alternative Input Overvoltage/Undervoltage Circuit .....	15
4.9	User Enable and Disable.....	15
5	PCB Layout .....	16
6	Bill of Materials .....	21
7	Transformer Specification (T200) .....	23
7.1	Electrical Diagram.....	23
7.2	Electrical Specifications .....	23
7.3	Transformer Build Diagram .....	24
7.4	Material List .....	24
7.5	Winding Instructions.....	25
8	Transformer Design Spreadsheet .....	31
9	Performance data.....	33
9.1	No-Load Input Power .....	35
9.2	Efficiency .....	36
9.2.1	Line Efficiency.....	36
9.2.2	Load Efficiency.....	37
9.2.2.1	Load Efficiency at 85 °C.....	37
9.2.2.2	Load Efficiency at -40 °C .....	38
9.2.2.3	Load Efficiency at 25 °C.....	39
9.3	Output Line and Load Regulation.....	40
9.3.1	Load Regulation.....	40
9.3.1.1	Load Regulation at 85 °C.....	40
9.3.1.2	Load Regulation at -40 °C .....	41
9.3.1.3	Load Regulation at 25 °C.....	42
9.3.2	Line Regulation.....	43
10	Thermal Performance.....	44
10.1	Thermal Data at 85 °C.....	44
10.2	Thermal Image Data at 23°C.....	46
11	Waveforms .....	51



11.1 Start-Up Waveforms .....	51
11.1.1 Output Voltage and Current at 85 °C .....	51
11.1.2 InnoSwitch3-AQ Drain Voltage and Current at 85 °C .....	52
11.1.3 SR FET Drain Voltage and Current at 85 °C .....	53
11.1.4 Output Voltage and Current at -40 °C .....	54
11.1.5 InnoSwitch3-AQ Drain Voltage and Current at -40 °C .....	55
11.1.6 SR FET Drain Voltage and Current at -40 °C .....	56
11.2 Steady-State Waveforms.....	57
11.2.1 Switching Waveforms at 85 °C.....	57
11.2.1.1 Normal Operation Component Stress .....	57
11.2.1.2 InnoSwitch3-AQ Drain Voltage and Current at 85 °C .....	58
11.2.1.3 SR-FET Drain Voltage and Current at 85 °C .....	59
11.2.2 Switching Waveforms at -40 °C .....	60
11.2.2.1 Normal Operation Component Stress .....	60
11.2.2.2 InnoSwitch3-AQ Drain Voltage and Current at -40 °C .....	61
11.2.2.3 SR FET Drain Voltage and Current at -40 °C .....	62
11.2.2.4 Short-Circuit Response at 85 °C .....	63
11.3 Load Transient Response .....	64
11.3.1 Output Voltage Ripple with 0% to 90% Transient Load at 85 °C .....	65
11.3.2 Output Voltage Ripple with 10% to 90% Transient Load at 85 °C .....	66
11.4 Output Ripple Measurements.....	67
11.4.1 Ripple Measurement Technique .....	67
11.4.2 Output Voltage Ripple Waveforms.....	68
11.4.2.1 Output Voltage Ripple at 85 °C Constant Full Load .....	68
11.4.2.2 Output Voltage Ripple at -40 °C Constant Full Load .....	69
11.4.2.3 Output Voltage Ripple at 25 °C Constant Full Load .....	70
11.4.3 Output Ripple vs. Load .....	71
11.4.3.1 Output Ripple at 85 °C .....	71
11.4.3.2 Output Ripple at 25 °C .....	72
11.4.3.3 Output Ripple at -40 °C .....	73
12 Maximum Output Power .....	74
13 Revision History .....	75

**Disclaimer:**

The statements, technical information and recommendations contained herein are believed to be accurate as of the date hereof. All parameters, numbers, values and other technical data included in the technical information were calculated and determined to our best knowledge in accordance with the relevant technical norms (if any). They may base on assumptions or operational conditions that do not necessarily apply in general. We exclude any representation or warranty, express or implied, in relation to the accuracy or completeness of the statements, technical information and recommendations contained herein.

No responsibility is accepted for the accuracy or sufficiency of any of the statements, technical information, recommendations, or opinions communicated and any liability for any direct, indirect or consequential loss or damage suffered by any person arising therefrom is expressly disclaimed.




## 1 Introduction


This engineering report describes a 100 W single-output automotive power supply intended for 400 V battery system electric vehicles. The design supports a wide input range of 150 V<sub>DC</sub> to 500 V<sub>DC</sub>. This design uses the 900 V rated INN3990CQ from the InnoSwitch3-AQ family of ICs in a flyback converter configuration.

The design provides reinforced isolation between the primary (high-voltage input) and secondary (output) sides by observing the creepage and clearance requirements according to IEC-60664 parts 1 and 4.


The report contains the power supply specification, schematic diagram, printed circuit board (PCB) layout, bill of materials (BOM), magnetics specifications, and performance data.




**Figure 1 – Populated Circuit Board, Entire Assembly.**



**Figure 2** – Populated Circuit Board, Top.



**Figure 3** – Populated Circuit Board, Bottom.



**Figure 4** – Populated Circuit Board, Side.

The design can deliver continuous 100 W output power at 85 °C ambient temperature from 150 V<sub>DC</sub> to 500 V<sub>DC</sub> input voltage range. The 13.5 V output configuration allows the design to replace a vehicle's auxiliary battery, helping reduce weight and lessen maintenance.

The InnoSwitch3-AQ IC maintains necessary regulation by directly sensing the output voltage and providing fast, accurate feedback to the primary side via FluxLink™. Secondary-side controls synchronous rectification for improving the overall efficiency compared to diode rectification, thus saving cost and space by eliminating the need for a heat sink.

## 2 Design Specification

The following tables below represent the performance of the design.

### 2.1 Electrical Specifications

Description	Symbol	Min.	Typ.	Max.	Units
<b>Input Parameters</b>					
Positive DC Link Input Voltage Referenced to HV- Operating Switching Frequency	<b>HV<sub>fsw</sub></b>	150 <sup>4</sup> 25	380	500 43	V <sub>DC</sub> kHz
<b>Output Parameters</b>					
<b>Output Voltage Parameters</b> Regulated Output Voltage Ripple Voltage Measured on Board	<b>V<sub>OUT</sub> V<sub>RIPPLE</sub></b>	13.3	13.5	13.7 270	V <sub>DC</sub> mV
<b>Output Current Parameters</b> Output Current	<b>I<sub>OUT</sub></b>		7350		mA
<b>Output Power Parameters</b> Continuous Output Power at 150 V <sub>DC</sub> – 500 V <sub>DC</sub> Input	<b>P<sub>OUT</sub></b>		100 <sup>5</sup>		W
<b>Output Overshoot and Undershoot During Dynamic Load Condition</b>	<b>Δ V<sub>OUT</sub></b>	-450		450	mV

**Table 1** – Electrical Specifications.

<sup>4</sup> Lower input voltage is possible but with output power derating.

<sup>5</sup> For maximum output power capability at V<sub>IN</sub> less than 150 V, see Section 12.



## 2.2 Isolation Coordination

Description	Symbol	Min.	Typ.	Max.	Units
Maximum Blocking Voltage of INN3990CQ	<b>BV<sub>DSS</sub></b>			900	V
System Voltage	<b>V<sub>SYSTEM</sub></b>			750	V
Working Voltage	<b>V<sub>WORKING</sub></b>			500	V
Pollution Degree	<b>PD</b>			2	
CTI for FR4	<b>CTI</b>	175			
Rated Impulse Voltage	<b>V<sub>IMPULSE</sub></b>			2.5	kV
Altitude Correction Factor for ha	<b>Ch<sub>a</sub></b>	1.59			
Basic Clearance Distance Requirement	<b>CLR<sub>BASIC</sub></b>	2.4			mm
Reinforced Clearance Distance Requirement	<b>CLR<sub>REINFORCED</sub></b>	4.8			mm
Basic Creepage Distance Requirement for PCB	<b>CPG<sub>BASIC(PCB)</sub></b>	3.2			mm
Reinforced Creepage Distance Requirement for PCB	<b>CPG<sub>REINFORCED(PCB)</sub></b>	6.4			mm
Isolation Test Voltage Between Primary and Secondary-Side for 60s	<b>V<sub>ISO</sub></b>	3534			V <sub>RMS</sub>
Partial Discharge Test Voltage	<b>V<sub>PD_TEST</sub></b>	1080			V <sub>PK</sub>

**Table 2 – Isolation Coordination<sup>6</sup>.**

## 2.3 Environmental Specifications


Description	Symbol	Min.	Typ.	Max.	Units
Ambient Temperature	T <sub>a</sub>	-40		85	°C
Altitude of Operation	ha			5500	m

**Table 3 – Environmental Specifications.**

<sup>6</sup> Clearance and creepage distances are derived from IEC 60664-1 and IEC 60664-4.



### 3 Schematic



**Figure 5 – DER-953Q Power Conversion Stage.**



**Power Integrations, Inc.**  
Tel: +1 408 414 9200 Fax: +1 408 414 9201  
[www.power.com](http://www.power.com)




Figure 6 – DER-953Q Start-up Circuit and InnoSwitch3-AQ Enable/Disable.





Figure 7 – DER-953Q UV/OV Circuit and User Disable.





**Figure 8 –** DER-953Q with Common Mode Choke (CMC) and Film Capacitor Block Diagram.<sup>7</sup>

<sup>7</sup> The CMC is only necessary if there is a need to protect the unit from common mode noise. The film capacitor is added with the CMC to reduce CMC ripple current for lower losses and lower operating temperature. Filter component values should be calculated based on system application requirements.



## 4 Circuit Description

### 4.1 Input Filter

Bypass capacitors C205 to C207 help filter input noise. The capacitors C205 to C207 are also used to minimize the primary-side current loop. The capacitors are selected not to exceed 65% of their voltage rating and to maintain enough pad-to-pad distance to meet creepage and clearance requirements.

### 4.2 High-Voltage Side Circuit

The circuit design uses a flyback converter topology to provide an isolated low-voltage output from the high-voltage input. The flyback transformer T200 primary winding is connected across the high-voltage DC input and the drain terminal of the 900 V GaN power MOSFET switch internal to INN3990CQ (IC200).

An R2CD-type snubber circuit is placed across the primary-side winding to limit the drain-source voltage peaks seen by the internal GaN MOSFET switch during turn-off. A super-fast (or better) surface mount, AEC-Q qualified diode should be used. Diode D203 meets creepage and clearance requirements and ensures that the reverse voltage across the diode would not exceed 70-75% rating. Capacitors C203 and C204 catch the energy from the leakage inductance of transformer T200. The capacitor values are selected to minimize the voltage ripple across the snubber resistor network and maintain near-constant power dissipation throughout the switching period. Resistors R221 to R230 dissipate the energy stored by the snubber capacitors. The resistor values are selected such that their average voltage will not exceed 80% of their voltage rating and dissipate less than 50% of their rated power.

IC200 is self-starting, using an internal high-voltage current source to charge the BPP capacitor (C210).

The transformer T200 auxiliary winding provides power to the primary-side of IC200 during normal operation. This minimizes the power derived from the internal high-voltage current source, improving overall efficiency, and reducing heating of IC200. The auxiliary winding output is rectified and filtered by diode D204 and capacitors C208 and C209. Current is fed to the BPP pin through resistor R235.

### 4.3 Low-Voltage Side Circuit

The secondary-side of the INN3990CQ (IC200) provides output voltage sensing, output current sensing, and gate drive for the synchronous rectification MOSFET (SR FET). SR FETs Q100 and Q101 rectify the voltage across the secondary winding of the transformer T200, which is then filtered by output capacitors C102 to C104. An RC-type snubber formed by resistors R100 to R102 and capacitor C100 dampens the high-frequency ringing in the SR FET drain-source nodes.

The secondary-side controller inside IC200 controls the switching of the SR FETs. Timing is based on the negative edge voltage transition sensed from the FWD pin via resistor



R106, Capacitor C110 and resistor R106 form a low pass filter that reduces the voltage spike seen by the FWD pin during SR turn-off and ensures that the maximum rating of 150 V will not be exceeded.

In continuous conduction mode, the primary-side power MOSFET is turned off before the secondary-side controller requests a new switching cycle to the primary. In discontinuous conduction mode, the SR FET is turned off when the voltage across it falls below  $V_{SR(TH)}$ <sup>8</sup>. Secondary-side control of the primary-side power MOSFET removes the possibility of cross-conduction of the two switches and ensures reliable synchronous rectifier operation.

The secondary-side of IC200 is powered by either the secondary winding forward voltage (thru R106 and the FWD pin) or the output voltage (thru the VOUT pin). In both cases, energy is used to charge the decoupling capacitor C111 via an internal regulator.

Diodes D101, D102, and resistor R108 serve as a secondary-side output overvoltage protection (secondary OVP). During output overvoltage events, current will be injected to the BPS pin of IC200 through these components and triggers the IC to operate in auto-restart (AR) mode.

The INN3990CQ IC has an FB pin internal reference of 1.265 V. Resistors R113 and R114 form the basic voltage divider feedback network for InnoSwitch3-AQ designs. For this design, the output voltage value set by R113 and R114 is 10-15% higher than the rated output voltage as a requirement for implementing the *Precise Voltage Regulation* circuit. Capacitor C107 provides decoupling from high-frequency noise affecting power supply operation. Capacitor C108 and resistor R112 form a feedforward network to speed up the feedback response time and lower the output ripple.

Output current is sensed by monitoring the voltage drop across parallel resistors R109 to R111. The resulting current measurement is filtered using R106 and C109 and monitored across the IS and SECONDARY GROUND pins. An internal current sense threshold of around 35 mV is used to reduce losses. Once the threshold is met, IC200 will control the number of pulses to maintain a fixed output current. The IC enters auto-restart (AR) operation when the output voltage falls below 90% of regulation and recovers when the load current is reduced below the CC limit. Diode D100 limits the voltage drop across R109 to R111 to protect the IS pin during overload or short-circuit conditions.

#### 4.4 Precision Voltage Regulation (PVR) Circuit<sup>9</sup>

The PVR circuit improves output voltage regulation by using an external error amplifier with a high-precision reference voltage (ATL431) to control the FB pin. The PVR injects a DC bias current to the FB pin of IC200 to reduce the DC error at the output. The ATL431 error amplifier network is placed after the output filter inductor L100 and current sense resistors R109 to R111 to compensate for voltage drops.

The ATL431LIBQDBZRQ1 is selected for its high precision and stability across temperatures. The output voltage is sensed through voltage dividers R120 and R121. The

<sup>8</sup> Refer to InnoSwitch3-AQ datasheet for  $V_{SR(TH)}$

<sup>9</sup> Circuit implementation is only necessary if output voltage regulation needs to be within 1%.



resistor values are chosen such that at the rated output voltage, the voltage across the REF pin of IC100 equals the reference voltage of 2.5 V. Shunt regulator IC100 sinks cathode current proportional to the difference between the scaled output voltage and its internal reference. The amount of cathode current affects the amount of current injected into the FB node. Capacitor C113 lowers the bandwidth of the PVR circuit so that it only corrects for DC error.

Resistors R118 and R119 provide the base current path for Q102 and bias current to IC100. Together with R117, the values of these resistors are chosen such that IC100 and Q102 are kept away from saturation and provide an adequate allowance for the base and cathode currents to swing during load transients. While operating in the forward active region, it can be interpreted that Q102 acts as a variable impedance in parallel to the upper feedback resistor R114.

#### **4.5 BPP Pull Down Circuit<sup>10</sup>**

In some situations, the DC-link capacitors are not fully discharged during shutdown and manifest as residual voltage in the DC link. This residual voltage can appear as a non-monotonic input to the INN3990CQ IC, leading to an indeterminate state during power-up. This happens when the input voltage is below 20 V, which causes the internal current source to be incapable of stably charging the BPP capacitor. The pull-down circuit clips the BPP voltage below 3.1 V when the input voltage is below 20 V. The IC200 BPP pin is pulled down when the input voltage is within 20 V to 23 V and released when the input voltage is within 26 V to 29 V. The 3 V between 23 V to 26 V is the recommended hysteresis between BPP pull-down and BPP release.

Comparator IC201 TLV6700QDSERQ1 is a low quiescent current window comparator with an internal temperature-stable 400 mV reference. Resistors R200 to R204 works as a voltage divider connected to the INA+ pin of IC201 to sense the input voltage. Diode D200 and R205 are the hysteresis components used to inject additional current to R204 after IC200 BPP is released. Comparator IC201 OUTA is pulled low if the voltage at IC201 INA+ is less than 400 mV.

#### **4.6 InnoSwitch3 Enable-Disable**

The V pin of the IC200 INN3990CQ can be used to implement a remote enable/disable function.

The IC200 INN3990CQ is enabled when the current injected into the V pin is between the UV/OV pin brown-in threshold ( $I_{UV+} = 30.4 \mu A$ ) and the UV/OV pin line overvoltage threshold ( $I_{OV+} = 98 \mu A$ ). It is turned off otherwise.

Resistor R212 injects the enable current ( $I_{UV+} < I_{VPIN} < I_{OV+}$ ). Resistors R209 to R211 and Q200 are used to inject additional current to disable IC200 ( $I_{VPIN} > I_{OV+}$ ). Transistor Q200 is ON when IC201 OUTB is low.

---

<sup>10</sup> Circuit implementation is only necessary when low line input voltage stability cannot be guaranteed.



#### ***4.7 InnoSwitch3-AQ Temporary Enable<sup>11</sup>***

When the V pin is used for enable-disable, a circuit is needed to ensure that IC200 is enabled temporarily. The recommended temporary enable period is 10 ms to 30 ms. This is only required during the initial power-up, giving enough time for IC200 to process information and avoid overheating when disabled from start-up.

Resistor R206 and C200 are used for time delay and are computed to have a 10 ms time constant. 3 time constants should be enough to reach 95% of steady-state voltage. Resistor R207 and R208 is a voltage divider tuned to ensure that the voltage at IC201 INB- goes above the 400 mV reference within the recommended temporary enable period. Comparator IC201 OUTB is pulled low if the voltage at IC201 INB- is greater than 400 mV, disabling IC200.

#### ***4.8 Alternative Input Overvoltage/Undervoltage Circuit<sup>12</sup>***

An alternative circuit is needed to implement line overvoltage and undervoltage detection when IC200 VPIN is used for the enable-disable function. Comparator IC202 TLV6700DSERQ1 window comparator is used for detecting line OV/UV. Resistor R215 to R219 are voltage dividers to set the undervoltage and overvoltage triggers. Resistor R220 is used to pull up the open drain output of IC200.

Enable from undervoltage is triggered when  $V_{R218} + V_{R219} > 400$  mV; IC202 OUTA becomes open, resulting in Q202 turning ON, pulling down IC201 INB-. Disable due to overvoltage is triggered when  $V_{R219} > 400$  mV; IC202 OUTB is pulled low, resulting in Q202 turning OFF, releasing IC201 INB-. Enable from undervoltage is set at 130 V. Disable at overvoltage is set at 530 V.

Users can design alternative input monitoring circuits as long as the logic going to the Q202 gate is consistent with what is described in this section.

#### ***4.9 User Enable and Disable***

Users can remotely disable the power supply unit (PSU) by applying 5 V at ports X202B-X202A. This will trigger Q201 ON, pulling down IC202 INA+.

---


<sup>11</sup> Circuit implementation is only necessary to avoid heating when VPIN is used for enable-disable. New chip versions have a fix on the heating.

<sup>12</sup> Circuit implementation is only necessary when OV/UV is needed but VPIN is used for enable-disable.




## 5 PCB Layout


Layers: Six (6)  
Board Material: FR4  
Board Thickness: 1.6 mm  
Copper Weight: 1 oz




**Figure 9** – DER-953Q Top Layer PCB Layout.




**Figure 10** – DER-953Q Bottom Layer PCB Layout.




**Figure 11** – DER-953Q Mid-Layer 1 PCB Layout.




**Figure 12** – DER-953Q Mid-Layer 2 PCB Layout.



**Figure 13** – DER-953Q Mid-Layer 3 PCB Layout.




**Figure 14** – DER-953Q Mid-Layer 4 PCB Layout.



**Figure 15 – DER-953Q PCB Assembly (Top).**





**Figure 16 – DER-953Q PCB Assembly (Bottom).**



## 6 Bill of Materials

Item	Qty	Designator	Description	MFR Part Number	Manufacturer
1	1	C100	Ceramic Chip Capacitor 4.7 nF C0G 250 V 20% 1206	C1206C472MAGECAUTO	KEMET
2	4	C101, C102, C103, C104	Polymer Aluminium Capacitor 560 µF AL 25 V 20% 10.3 X 10.3 mm	EEH-ZU1E561P	Panasonic
3	1	C105	Polymer Aluminium Capacitor 1000 µF AL 25 V 20% 10.3 X 10.3 mm	EEH-ZS1E102UP	Panasonic
4	1	C106	Ceramic Chip Capacitor 2.2 µF X7R 35 V 10% 0805	CGA4J1X7R1V225K125AC	TDK
5	1	C107	Ceramic Chip Capacitor 220 pF C0G 50 V 5% 0603	CGA3E2NP01H221J080AA	TDK
6	1	C108	Ceramic Chip Capacitor 10 nF X7R 50 V 20% 0603	C0603C103M5RACAUTO	KEMET
7	2	C109, C210	Ceramic Chip Capacitor 4.7 µF X7R 16 V 20% 0805	CGA4J3X7R1C475M125AB	TDK
8	1	C110	Ceramic Chip Capacitor 330 pF C0G 500 V 10% 1206	C1206C331KCGACAUTO	KEMET
9	1	C111	Ceramic Chip Capacitor 2.2 µF X7R 25 V 20% 1206	CGA5L2X7R1E225M160AA	TDK
10	1	C113	Ceramic Chip Capacitor 27 nF X7R 25 V 5% 0603	C0603C273J3RACAUTO	KEMET
11	1	C200	Ceramic Chip Capacitor 470 nF X7R 25 V 10% 0603	CGA3E3X7R1E474K080AB	TDK
12	2	C201, C202	Ceramic Chip Capacitor 100 nF X7R 25 V 10% 0603	CGA3E2X7R1E104K080AA	TDK
13	2	C203, C204	Ceramic Chip Capacitor 68 nF X7R 250 V 10% 1206	C1206C683KARECAUTO	KEMET
14	3	C205, C206, C207	Ceramic Chip Capacitor 150 nF X7R 500 V 10% 1210	C1210X154KCRACAUTO	KEMET
15	2	C208, C209	Ceramic Chip Capacitor 10 µF X7R 50 V 10% 1206	CGA5L1X7R1H106K160AC	TDK
16	1	D100	Schottky Diode 40 V 3 A SOD123W	PMEG4030ER-QX	Nexperia
17	2	D101, D202	Zener Diode 15 V 365 mW SOD123	PDZ15BGWX	Nexperia
18	2	D102, D200	Diode Standard 100 V 250 mA SOD-323	BAS16J115	Nexperia
19	1	D201	Diode Zener 2.7 V 200 mW SOD-323	BZX384C2V7-HE3-08	Vishay
20	1	D203	Diode Schottky 1 kV 1 A DO-214AC (SMA)	ACURA107-HF	Comchip
21	1	D204	Diode Standard 200 V 225 mA (DC) SMT SOD-123	BAS21GWX	Nexperia
22	1	IC100	Voltage References Automotive, high-bandwidth, low-iQ programmable shunt regulator ATL431LIBQDBZRQ1 2.5 V to 36 V SOT-23	ATL431LIBQDBZRQ1	Texas Instruments
23	1	IC200	InnoSwitch3-AQ InSOP-24D CV/CC QR Flyback Switcher IC with Integrated 900 V Switch and FluxLink Feedback for Automotive Applications	INN3990CQ	Power Integrations
24	2	IC201, IC202	AUTOMOTIVE LOW-POWER WINDOW COMP 1.8 V to 18 V 6-WSON	TLV6700QDSERQ1	Texas Instrument
25	1	L100	Shielded Power Inductor 680 nH 7.00 mm x 6.60 mm	SRP7020TA-R68M	Bourns
26	2	Q100, Q101	N-Channel MOSFET 120 V 90 A PowerDI5060-8	DMT12H007LPS-13 <sup>13</sup>	Diodes
27	2	Q102, Q200	40 V 0.2 A PNP bipolar transistor 300 mW SOT-23	MMBT3906-7-F	Diodes
28	2	Q201, Q202	N-Channel MOSFET 30 V 500 mA 690 mW 1.5Ω @ 10 mA, 4 V SOT23	NVR4003NT3G	Onsemi
29	3	R100, R101, R102	Thick Film Chip Resistor 18 Ω 5% 0.25W 200V 1206	RMCF1206JT18R0	Stackpole
30	2	R104, R105	Jumper Resistor 0 Ω 0805	ERJ-6GEY0R00V	Panasonic
31	1	R106	Thick Film Chip Resistor 100 Ω 5% 0.125W 150V 0805	RMCF0805JT100R	Stackpole
32	1	R107	Thick Film Chip Resistor 10 Ω 5% 0.1W 75V 0603	CRGCQ0603J10R	TE
33	1	R108	Thick Film Chip Resistor 100 Ω 5% 0.1W 0603	RMCF0603JT100R	Stackpole
34	3	R109, R110, R111	Current Sense Resistor 0.012 Ω 1% 1W 200V 1206	WSLP1206R0120FEA	Vishay
35	1	R112	Thick Film Chip Resistor 56 kΩ 5% 0.1W 150V 0603	ERJ-3GEYJ563V	Panasonic
36	1	R113	Thick Film Chip Resistor 10.2 kΩ 1% 0.1W 150V 0603	RMCF0603FT10K2	Stackpole
37	1	R114	Thick Film Chip Resistor 110 kΩ 5% 0.1W 150V 0603	RMCF0603JT110K	Stackpole
38	1	R116	Jumper Resistor 0 Ω 0603	ERJ-3GEY0R00V	Panasonic
39	1	R117	Thick Film Chip Resistor 430 kΩ 5% 0.1W 150V 0603	ERJ-3GEYJ434V	Panasonic
40	1	R118	Thick Film Chip Resistor 33 kΩ 5% 0.1W 150V 0603	RMCF0603JT33K0	Stackpole
41	1	R119	Thick Film Chip Resistor 11 kΩ 5% 0.1W 150V 0603	RMCF0603JT11K0	Stackpole
42	1	R120	Thick Film Chip Resistor 127 kΩ 1% 0.1W 150V 0603	ERJ-3EKF1273V	Panasonic

<sup>13</sup> DMT12H007LPS-13 is not fully AEC-Q qualified, refer to manufacturer for fully qualified alternative.



Power Integrations, Inc.

Tel: +1 408 414 9200 Fax: +1 408 414 9201  
www.power.com

43	1	R121	Thick Film Chip Resistor 28.7 kΩ 1% 0.1W 150V 0603	ERJ-3EKF2872V	Panasonic
44	3	R200, R201, R202	Thick Film Chip Resistor 1 MΩ 1% 0.25W 200V 1206	RMCF1206FT1M00	Stackpole
45	1	R203	Thick Film Chip Resistor 88.7 kΩ 1% 0.1W 150V 0603	ERJ-3EKF8872V	Panasonic
46	1	R204	Thick Film Chip Resistor 42.2 kΩ 1% 0.1W 150V 0603	ERJ-3EKF4222V	Panasonic
47	1	R205	Thick Film Chip Resistor 2 MΩ 1% 0.1W 150V 0603	RMCF0603FT2M00	Stackpole
48	1	R206	Thick Film Chip Resistor 27 kΩ 5% 0.1W 150V 0603	ERJ-3GEYJ273V	Panasonic
49	1	R207	Thick Film Chip Resistor 1 MΩ 5% 0.1W 150V 0603	ERJ-3GEYJ105V	Panasonic
50	1	R208	Thick Film Chip Resistor 100 kΩ 5% 0.1W 150V 0603	ERJ-3GEYJ104V	Panasonic
51	1	R209	Thick Film Chip Resistor 240 kΩ 5% 0.1W 150V 0603	ERJ-3GEYJ244V	Panasonic
52	1	R210	Thick Film Chip Resistor 130 kΩ 5% 0.1W 150V 0603	ERJ-3GEYJ134V	Panasonic
53	1	R211	Thick Film Chip Resistor 18 kΩ 5% 0.1W 150V 0603	ERJ-3GEYJ183V	Panasonic
54	1	R212	Thick Film Chip Resistor 47 kΩ 5% 0.1W 150V 0603	ERJ-3GEYJ473V	Panasonic
55	1	R213	Thick Film Chip Resistor 4.7 kΩ 5% 0.1W 150V 0603	ERJ-3GEYJ472V	Panasonic
56	1	R214	Thick Film Chip Resistor 10 kΩ 5% 0.1W 150V 0603	ERJ-3GEYJ103V	Panasonic
57	3	R215, R216, R217	Thick Film Chip Resistor 3 MΩ 1% 0.25W 200V 1206	RMCF1206FT3M00	Stackpole
58	1	R218	Thick Film Chip Resistor 21 kΩ 1% 0.1W 100V 0603	ERJ-3EKF2102V	Panasonic
59	1	R219	Thick Film Chip Resistor 6.8 kΩ 1% 0.1W 150V 0603	ERJ-3EKF6801V	Panasonic
60	1	R220	Thick Film Chip Resistor 51 kΩ 5% 0.1W 150V 0603	ERJ-3GEYJ513V	Panasonic
61	10	R221, R222, R223, R224, R225, R226, R227, R228, R229, R230	MELF Resistors 82 kΩ 1% 1W 200V MELF 0207	MMB02070C8202FB200	Vishay
62	4	R231, R232, R233, R234	Thick Film Chip Resistor 82 Ω 5% 0.25W 200V 1206	RMCF1206JT82R0	Stackpole
63	1	R235	Thick Film Chip Resistor 15 kΩ 5% 0.1W 150V 0603	ERJ-3GEYJ153V	Panasonic
64	1	T200	100 W Power Transformer		Power Integrations
65	2	T200-Core	SSP-95A POT/3319 Ferrite Core		Sunshine
66	1	T200-Bobbin	Customized bobbin	MCT-POT3301	Power Integrations
67	4	X100, X101, X200, X201	1 Pin Screw Terminal, Power Tap M5 SMT 7466105R 70A	7466105R	Würth
68	1	X202	TERMI-BLOK SMT 180_2P_3.81 2383945-2 12A 1x2Pin, Pitch 3.81mm	2383945-2	TE

**Table 4 – DER-953Q Bill of Materials<sup>14</sup>.**<sup>14</sup> All components are AEC-Q qualified except the SR MOSFET, connectors, and transformer.

## 7 Transformer Specification (T200)

### 7.1 Electrical Diagram

POT 33/19




Figure 17 – Transformer Electrical Diagram.


### 7.2 Electrical Specifications

Parameter	Conditions	Min.	Typ.	Max.	Unit
Power	Output power secondary-side			100	W
Input voltage Vdc	Flyback topology	40	380	500	V
Switching frequency	Flyback topology			43	kHz
Duty cycle	Flyback topology	51.8		71.2	%
Np:Ns			11		
Rdc	Primary-side		536		mΩ
Rdc	Secondary-side		5.8		mΩ
Coupling capacitance	Primary-side to secondary-side Measured at 1 V <sub>PK-PK</sub> , 100 kHz frequency between pin 3 and pin 7, with pins 5-6 shorted, pins 1-3 shorted and pins 7-8-11-12 shorted at 25°C		160		pF
Primary inductance	Measured at 1 V <sub>PK-PK</sub> , 100 kHz frequency, between pin 1 to pin 3, with all other windings open at 25 °C		1277		µH
Part to part tolerance	Tolerance of Primary Inductance		3		%
Primary leakage inductance	Measured between pin 1 to pin 3, with all other windings shorted.		10		µH

Table 5 – Transformer (T1) Electrical Specifications.



### 7.3 Transformer Build Diagram





**Figure 18 – Transformer Build Diagram.**

### 7.4 Material List



Item	Description	Qty	UOM	Material	Manufacturer
[1]	Bobbin: MCT-POT3301	1	PC	Phenolic	MyCoilTech
[2]	Core: POT33/19	2	PCS	SSP-95A (or equivalent)	Sunshine
[3]	WD1 (Pri): 0.30 mm FIW 4, Class F		mm	Copper Wire	Elektrisola
[4]	WD2 (Bias): 0.20 mm FIW 4, Class F		mm		Elektrisola
[5]	WD3 (VOUT): T22A01PXXX-3, AWG 22 PFA .003"		mm		Rubadue
[5]	3M Polyimide Film Tape 5413, width: 0.38in (9.65mm)		mm	3M 5413 0.38" X 36YD (or equivalent)	3M




**Table 6 – Transformer (T200) Material List.**



## 7.5 Winding Instructions

WD1 (Pri)		<p>Use 2x0.3mm FIW4 wire. Start on PIN 3.</p> <p>Wind the primary winding's first layer, 13 turns from left to right. Spread the winding evenly along the bobbin's width. Do not terminate yet.</p>
WD2 (Bias)		<p>Use 0.2mm FIW4 wire. Start on PIN 5.</p> <p>Wind the bias winding, 5 turns from left to right. Spread the winding evenly along the bobbin's width. Do not terminate yet.</p> <p>Secure using 1 Layer of tape.</p>



WD1 (Pri)		<p>Continue winding the primary wire.</p> <p>Wind the primary winding's second layer, 13 turns from right to left. Spread the winding evenly along the bobbin's width.</p> <p>Do not terminate yet.</p>
WD3 (VOUT)		<p>Use 2 x #22 AWG T22A01PXXX-3. Start on PIN 12.</p> <p>Wind the secondary winding's first layer, 4 turns from left to right.</p> <p>Spread the winding evenly along the bobbin's width.</p> <p>Do not terminate yet.</p> <p>Secure using 1 Layer of tape.</p>


		<p><b>WD1 (Pri)</b></p> <p>Continue winding the primary wire.</p> <p>Wind the primary winding's third layer, 13 turns from left to right. Spread the winding evenly along the bobbin's width. Do not terminate yet.</p>
		<p><b>WD3 (VOUT)</b></p> <p>Use another 2 x #22 AWG T22A01PXXX-3. Start on PIN 11</p> <p>Wind the additional secondary winding layer, 4 turns from left to right. Spread the winding evenly along the bobbin's width. Do not terminate yet.</p>
		<p>Secure using 1 Layer of tape.</p>

WD1 (Pri)		<p>Continue winding the primary wire.</p> <p>Wind the primary winding's fourth layer, 13 turns from right to left. Spread the winding evenly along the bobbin's width. Do not terminate yet.</p>
WD3 (VOUT)		<p>Continue winding the secondary wire.</p> <p>Combining the 4 wires of the secondary winding, wind 2 turns from right to left. Spread the winding evenly along the bobbin's width.</p> <p>Secure using 1 Layer of tape.</p>



<b>WD1 (Pri)</b>		<p>Continue winding the primary wire.</p> <p>Wind the primary winding's fifth layer, 14 turns from left to right. Spread the winding evenly along the bobbin's width.</p> <p>Secure using 2 Layers of tape.</p> <p>Terminate primary winding at PIN 2.</p>
<b>WD2 (Bias)</b>		<p>No additional turns.</p> <p>Terminate bias winding at PIN 6 by laying it flat across the bobbin's width.</p> <p>Secure using 1 Layer of tape.</p>



		
<b>Finishing</b>		<p>Terminate secondary winding at PIN 7 and 8.</p> <p>*PIN 7 and 8 can be interchanged since they are shorted on the PCB*</p> <p>Cut wires.</p> <p>Mount the gapped core using glue (a polyester film electrical tape can be used as alternative)</p> <p>Remove pins 1 and 4.</p>

## 8 Transformer Design Spreadsheet

1	<b>DCDC_InnoSwitch3AQ_Flyback_031423; Rev.3.5; Copyright Power Integrations 2023</b>	<b>INPUT</b>	<b>INFO</b>	<b>OUTPUT</b>	<b>UNITS</b>	<b>InnoSwitch3-AQ Flyback Design Spreadsheet</b>
<b>2 APPLICATION VARIABLES</b>						
3	VOUT	13.50		13.50	V	Output Voltage
<b>4 OPERATING CONDITION 1</b>						
5	VINDC1	500.00		500.00	V	Input DC voltage 1
6	IOUT1	7.350		7.350	A	Output current 1
7	POUT1			99.23	W	Output power 1
8	EFFICIENCY1	0.93		0.93		Converter efficiency for output 1
9	Z_FACTOR1			0.50		Z-factor for output 1
<b>11 OPERATING CONDITION 2</b>						
12	VINDC2	140.00		140.00	V	Input DC voltage 2
13	IOUT2	7.350		7.350	A	Output current 2
14	POUT2			99.23	W	Output power 2
15	EFFICIENCY2	0.95		0.95		Converter efficiency for output 2
16	Z_FACTOR2			0.50		Z-factor for output 2
<b>69 PRIMARY CONTROLLER SELECTION</b>						
70	ILIMIT_MODE	INCREASED		INCREASED		Device current limit mode
71	VDRAIN_BREAKDOWN	900		900	V	Device breakdown voltage
72	DEVICE_GENERIC			INN39X0		Device selection
73	DEVICE_CODE	INN3990CQ		INN3990CQ		Device code
74	PDEVICE_MAX			100	W	Device maximum power capability
75	RDSON_25DEG			0.39	Ω	Primary switch on-time resistance at 25°C
76	RDSON_125DEG			0.65	Ω	Primary switch on-time resistance at 125°C
77	ILIMIT_MIN			2.395	A	Primary switch minimum current limit
78	ILIMIT_TYP			2.576	A	Primary switch typical current limit
79	ILIMIT_MAX			2.756	A	Primary switch maximum current limit
80	VDRAIN_ON_PRSW			0.47	V	Primary switch on-time voltage drop
81	VDRAIN_OFF_PRSW			678	V	Peak drain voltage on the primary switch during turn-off
<b>85 WORST CASE ELECTRICAL PARAMETERS</b>						
86	FSWITCHING_MAX	43000		43000	Hz	Maximum switching frequency at full load and the valley of the minimum input AC voltage
87	VOR	148.0		148.0	V	Voltage reflected to the primary winding (corresponding to set-point 1) when the primary switch turns off
88	KP			0.633		Measure of continuous/discontinuous mode of operation
89	MODE_OPERATION			CCM		Mode of operation
90	DUTYCYCLE			0.515		Primary switch duty cycle
91	TIME_ON_MIN			5.07	us	Minimum primary switch on-time
92	TIME_ON_MAX		Info	19.19	us	Maximum primary switch on-time is greater than 11.75us: Increase the controller switching frequency or increase the VOR
93	TIME_OFF			11.29	us	Primary switch off-time
94	LPRIMARY_MIN			1238.8	uH	Minimum primary magnetizing inductance
95	LPRIMARY_TYP			1277.2	uH	Typical primary magnetizing inductance
96	LPRIMARY_TOL	3.0		3.0	%	Primary magnetizing inductance tolerance
97	LPRIMARY_MAX			1315.5	uH	Maximum primary magnetizing inductance
<b>99 PRIMARY CURRENT</b>						
100	IAVG_PRIMARY			0.730	A	Primary switch average current
101	IPEAK_PRIMARY			2.257	A	Primary switch peak current
102	IPEDESTAL_PRIMARY			0.762	A	Primary switch current pedestal
103	IRIPPLE_PRIMARY			2.231	A	Primary switch ripple current
104	IRMS_PRIMARY			1.075	A	Primary switch RMS current
<b>108 TRANSFORMER CONSTRUCTION PARAMETERS</b>						
<b>109 CORE SELECTION</b>						
110	CORE	POT33		POT33		Core selection
111	CORE NAME			POT33/19		
112	AE			150.0	mm^2	Core cross sectional area



113	LE			51.4	mm	Core magnetic path length
114	AL			7500	nH	Ungapped core effective inductance per turns squared
115	VE			7710	mm^3	Core volume
116	BOBBIN NAME	POT33/19		POT33/19		Bobbin name
117	AW	49.3		49.3	mm^2	Bobbin window area - only the bobbin width and height are used to assess fit by the magnetics builder
118	BW	10.50		10.50	mm	Bobbin width
119	BH	4.69		4.69	mm	Bobbin height
120	MARGIN			0.0	mm	Bobbin safety margin
<b>122</b>	<b>PRIMARY WINDING</b>					
123	NPRIMARY			66		Primary winding number of turns
124	BPEAK			3748	Gauss	Peak flux density
125	BMAX			2967	Gauss	Maximum flux density
126	BAC			1464	Gauss	AC flux density (0.5 x Peak to Peak)
127	ALG			293	nH	Typical gapped core effective inductance per turns squared
128	LG			0.618	mm	Core gap length
<b>130</b>	<b>SECONDARY WINDING</b>					
131	NSECONDARY	6		6		Secondary winding number of turns
<b>133</b>	<b>BIAS WINDING</b>					
134	NBIAS			5		Bias winding number of turns
<b>138</b>	<b>PRIMARY COMPONENTS SELECTION</b>					
<b>161</b>	<b>BIAS WINDING</b>					
162	VBIAS			9.00	V	Rectified bias voltage
163	VF_BIAS			0.70	V	Bias winding diode forward drop
164	VREVERSE_BIASDIODE			46.88	V	Bias diode reverse voltage (not accounting parasitic voltage ring)
165	CBIAS			22	uF	Bias winding rectification capacitor
166	CBPP			4.70	uF	BPP pin capacitor
<b>170</b>	<b>SECONDARY COMPONENTS SELECTION</b>					
<b>171</b>	<b>FEEDBACK COMPONENTS</b>					
172	RFB_UPPER <sup>15</sup>			100.00	kΩ	Upper feedback resistor (connected to output terminal)
173	RFB_LOWER			10.20	kΩ	Lower feedback resistor
174	CFB_LOWER			330	pF	Lower feedback resistor decoupling capacitor
<b>178</b>	<b>MULTIPLE OUTPUT PARAMETERS</b>					
<b>179</b>	<b>OUTPUT 1</b>					
180	VOUT1			13.50	V	Output 1 voltage
181	IOUT1			7.350	A	Output 1 current
182	POUT1			99.23	W	Output 1 power
183	IRMS_SECONDARY1			11.482	A	Root mean squared value of the secondary current for output 1
184	IRIPPLE_CAP_OUTPUT1			8.821	A	Current ripple on the secondary waveform for output 1
185	NSECONDARY1			6		Number of turns for output 1
186	VREVERSE_RECTIFIER1			58.95	V	SRFET reverse voltage (not accounting parasitic voltage ring) for output 1
187	SRFET1	DMT12H00 7LPS-13		DMT12H00 7LPS-13		Secondary rectifier (Logic MOSFET) for output 1
188	VF_SRFET1			0.80	V	SRFET on-time drain voltage for output 1
189	VBREAKDOWN_SRFET1			120	V	SRFET breakdown voltage for output 1
190	RDSON_SRFET1			14	mΩ	SRFET on-time drain resistance at 25degC and VGS=4.4V for output 1
218	PO_TOTAL			99.23	W	Total power of all outputs

**Table 7 – DER-953Q PIXIs Spreadsheet.**

<sup>15</sup> Actual value implemented on the unit is 110 kΩ as requirement for implementing the *Precision Voltage Regulator* circuit.



## 9 Performance data

**Note:** 1. Measurements were taken with the unit under test set-up inside a thermal chamber placed inside a high-voltage (HV) room.



**Figure 19 – High-Voltage Test Set-up.**



**Figure 20 – Test Set-up Inside the High-Voltage Room.**

2. Unit under test was placed under a box inside the thermal chamber to eliminate the effects of any airflows.



**Figure 21** – Unit Under Test Placed Under a Box to Eliminate the Effect of Airflow.

3. Unit under test was soaked for 5 minutes at full load condition with every change in the input voltage during the start of every test sequence. The unit under test was soaked for at least 1 min for every loading condition before measurements were taken.


#### 4. List of Equipment Used for Testing

Equipment Type	Model Number	Specifications	Manufacturer
Power Supply	62024P-600-8	600 V/8 A/2400 W DC PSU	Chroma
Electronic Load	DL3021	150 V/40A/200W DC ELOAD	Rigol
Electronic Load	PEL-2020A	80V/20A/100W DC ELOAD	GW Instek
Power Meter	66205	600 V/30A 10kHz Digital Meter	Chroma
Power Meter	WT310E	600 V/20 A 100kHz Digital Meter	Yokogawa
Current Meter	DMM-4050	Precision Multimeter	Tektronix
High-Voltage Measurement	TT-SI 9110	100 MHz 1400 V Differential Probe	Testec
Low-Voltage Measurement	701937	500 MHz 600 V Passive Probe	Yokogawa
Output Current Measurement	701928	100 MHz 30 A <sub>rms</sub> Current Probe	Yokogawa
Component Current Measurement	CWTUM/015/B	30 MHz 30 A <sub>peak</sub> Rogowski Coil	CWT
Component Current Measurement	CWTUM/06/R	30 MHz 120 A <sub>peak</sub> Rogowski Coil	CWT
Thermocouple Measurement	GL840	20 channel Data Logger	Graphtec
Thermal Image	TiX580	1000°C Thermal Imagin Camera	Fluke
Oscilloscope	DLM5058	2.5GS/s 500MHz Mixed Signal	Yokogawa
Power Supply	62024P-600-8	600 V/8 A/2400 W DC PSU	Chroma

**Table 8** – List of Equipment Used for Testing.


### 9.1 No-Load Input Power

Figure 22 shows the test set-up diagram for no-load input current acquisition. The voltage measuring point is placed before the ammeter; this is done to prevent the voltage-sensing bias current from affecting the input current measurement. The ammeter used was a Tektronix DMM 4050 6-1/2 Digit Precision Multimeter.



**Figure 22 – No-Load Input Power Measurement Diagram.**

The unit was soaked for ten minutes for every change in input voltage before starting data averaging over five minutes. Analog filtering is also enabled to improve measurement accuracy.




**Figure 23 – No-Load Input Power vs. Input Voltage (25 °C Ambient).**



## 9.2 Efficiency

### 9.2.1 Line Efficiency

Line efficiency describes how the input voltage change affects the unit's overall efficiency. The points in the graph are only taken from 100% load conditions.




**Figure 24** – Full Load Efficiency vs. Input Line Voltage.

## 9.2.2 Load Efficiency


Load efficiency describes how the change in output loading conditions affects the unit's overall efficiency.

### 9.2.2.1 Load Efficiency at 85 °C




**Figure 25 – Efficiency vs. Load at Different Input Voltages (85 °C Ambient).**

### 9.2.2.2 Load Efficiency at -40 °C



**Figure 26 – Efficiency vs. Load at Different Input Voltages (-40 °C Ambient).**

### 9.2.2.3 Load Efficiency at 25 °C




**Figure 27** – Efficiency vs. Load at Different Input Voltages (25 °C Ambient).

### 9.3 Output Line and Load Regulation

#### 9.3.1 Load Regulation


Load Regulation describes how the change in output loading conditions affects the average output voltage of the unit.

##### 9.3.1.1 Load Regulation at 85 °C




**Figure 28 – Output Regulation vs. Load at Different Input Voltages (85 °C Ambient).**

### 9.3.1.2 Load Regulation at -40 °C



**Figure 29 – Output Regulation vs. Load at Different Input Voltages (-40 °C Ambient).**


### 9.3.1.3 Load Regulation at 25 °C



**Figure 30** – Output Regulation vs. Load at Different Input Voltages (25 °C Ambient).

### 9.3.2 Line Regulation

Line Regulation describes how the change in input voltage conditions affects the average output voltage of the unit. The points in the following graph are only taken from 100% load conditions.



**Figure 31** – Output Voltage vs Input Voltage at Full Load.

## 10 Thermal Performance

### 10.1 Thermal Data at 85 °C

The unit was placed inside a thermal chamber and soaked for at least 1 hour to allow component temperatures to settle. Figure 21 shows the set-up for thermal measurement.

Critical Components	Input Voltage		
	150	380	500
InnoSwitch3- AQ (IC200A)	124.3	112.9	116.6
Primary Snubber Resistor (R228)	117.6	112.8	112.8
Damping Resistor (R231)	119.3	111.8	111.6
Primary Snubber Diode (D203)	117.7	110.3	110.8
Transformer Core	127.6	125.5	128.3
Transformer Winding	135.3	131.3	134
Output Capacitor (C101)	106.1	103.8	105
Output Filter Inductor (L100)	111.5	109.9	111.1
Output Filter Capacitor (C105)	103.4	101.7	102.9
Synchronous Rectifier MOSFET 1 (Q100)	116.4	113.1	115.2
Synchronous Rectifier MOSFET 2 (Q101)	114.8	111.7	113.7
Secondary Snubber Resistor (R101)	111.8	110	113.6
Output Current Sense Resistor (R110)	107.3	105.9	107.3

Table 9 – Thermal Data at 85 °C at Different Input Voltages (°C).





Figure 32 – Component Temperatures at 85 °C Ambient, 500 V Input.





**Figure 33 –** Component Temperatures at 85 °C Ambient, 150 V Input.


## 10.2 Thermal Image Data at 23°C

The following thermal scans are captured using a Fluke thermal imager after soaking for at least 1 hour. The set-up is inside an enclosure to minimize the effect of airflow.

Critical Components	Input Voltage		
	150 V	380 V	500 V
<b>InnoSwitch3- AQ (IC200A)</b>	72.5	62.4	67.4
<b>Primary Snubber Resistor (R228)</b>	72.1	65.6	66.5
<b>Damping Resistor (R231)</b>	65.4	58.3	57.3
<b>Primary Snubber Diode (D203)</b>	64.8	57.8	57.4
<b>Transformer Core</b>	69.2	69.2	72.9
<b>Transformer Winding</b>	66.2	65.4	68.1
<b>Output Capacitor (C101)</b>	48.2	46.8	50.1
<b>Output Filter Inductor (L100)</b>	55.8	55.7	57.0
<b>Output Filter Capacitor (C105)</b>	47.2	43.6	45.4
<b>Synchronous Rectifier MOSFET 1 (Q100)</b>	57.5	56.0	58.6
<b>Synchronous Rectifier MOSFET 2 (Q101)</b>	55.3	54.4	56.7
<b>Secondary Snubber Resistor (R101)</b>	54.5	54.1	59.7
<b>Output Current Sense Resistor (R110)</b>	47.5	47.3	49.4


**Table 10** – Thermal Data at 23 °C at Different Input Voltages (°C).






**Figure 34** – PCB Bottom Thermal Scan at 150 V Input.






**Figure 35 – PCB Top Thermal Scan at 150 V Input.**



**Figure 36 –** PCB Bottom Thermal Scan at 500 V Input.



**Figure 37 – PCB Top Thermal Scans at 500 V Input.**





## 11 Waveforms

### 11.1 Start-Up Waveforms

The following measurements were taken by connecting the unit under test to a fully charged DC link capacitor<sup>16</sup> at different test input voltages. An electronic load configured for constant resistance was used for all start-up tests.

#### 11.1.1 Output Voltage and Current at 85 °C<sup>17,18</sup>



**Figure 38 – Output Voltage and Current.**


150 V<sub>DC</sub>, 1.835 Ω Load.

CH1: V<sub>IN</sub>, 200 V / div.

CH5: V<sub>OUT</sub>, 10 V / div.

CH8: I<sub>OUT</sub>, 5 A / div.

Time: 100 ms / div.



**Figure 40 – Output Voltage and Current.**

500 V<sub>DC</sub>, 1.835 Ω Load.

CH1: V<sub>IN</sub>, 500 V / div.

CH5: V<sub>OUT</sub>, 10 V / div.

CH8: I<sub>OUT</sub>, 5 A / div.

Time: 100 ms / div.

<sup>16</sup> Inrush current was limited by adding a 10 Ω series resistor between the DC link capacitor and the unit under test.

<sup>17</sup> Voltage dip on the V<sub>IN</sub> waveform is due to the effective line impedance from the DC link capacitor to the unit under test.

<sup>18</sup> Current waveforms were measured using a Yokogawa current probe




Power Integrations, Inc.


Tel: +1 408 414 9200 Fax: +1 408 414 9201

www.power.com


### 11.1.2 InnoSwitch3-AQ Drain Voltage and Current at 85 °C<sup>19,20</sup>



**Figure 41 – INN3990CQ Drain Voltage and Current.**  
 150 V<sub>DC</sub>, 1.835 Ω Load.  
 CH1:  $V_{IN}$ , 200 V / div.  
 CH3:  $V_{DS,INNO}$ , 200 V / div.  
 CH4:  $I_{DS,INNO}$ , 2.5 A / div.  
 Time: 20 ms / div.



**Figure 42 – INN3990CQ Drain Voltage and Current.**  
 380 V<sub>DC</sub>, 1.835 Ω Load.  
 CH1:  $V_{IN}$ , 500 V / div.  
 CH3:  $V_{DS,INNO}$ , 200 V / div.  
 CH4:  $I_{DS,INNO}$ , 2.5 A / div.  
 Time: 20 ms / div.





**Figure 43 – INN3990CQ Drain Voltage and Current.**  
 500 V<sub>DC</sub>, 1.835 Ω Load.  
 CH1:  $V_{IN}$ , 500 V / div.  
 CH3:  $V_{DS,INNO}$ , 200 V / div.  
 CH4:  $I_{DS,INNO}$ , 2.5 A / div.  
 Time: 20 ms / div.

<sup>19</sup> The time between when  $V_{IN}$  is turned on and the InnoSwitch starts switching is due to the additional  $t_{AR}$  delay of InnoSwitch3.

<sup>20</sup> Current waveforms were measured using a 30 A rokowsky current probe.



### 11.1.3 SR FET Drain Voltage and Current at 85 °C<sup>21,22</sup>



**Figure 44 – SR FET Drain Voltage and Current.**


$V_{IN} = 150 \text{ V}_{DC}$ , 1.835  $\Omega$  Load.

CH1:  $V_{IN}$ , 200 V / div.

CH6:  $V_{DS,SR}$ , 50 V / div.

CH7:  $I_{DS,SR}$ , 20 A / div.

Time: 20 ms / div.



**Figure 45 – SR FET Drain Voltage and Current.**

$V_{IN} = 380 \text{ V}_{DC}$ , 1.835  $\Omega$  Load.

CH1:  $V_{IN}$ , 500 V / div.

CH6:  $V_{DS,SR}$ , 50 V / div.

CH7:  $I_{DS,SR}$ , 20 A / div.

Time: 20 ms / div.

**Figure 46 – SR FET Drain Voltage and Current.**

$V_{IN} = 500 \text{ V}_{DC}$ , 1.835  $\Omega$  Load.

CH1:  $V_{IN}$ , 500 V / div.

CH6:  $V_{DS,SR}$ , 50 V / div.

CH7:  $I_{DS,SR}$ , 20 A / div.

Time: 20 ms / div.

<sup>21</sup> The time between when  $V_{IN}$  is turned on and the SR FET starts switching is due to the additional  $t_{AR}$  delay of InnoSwitch3.

<sup>22</sup> Current waveforms were measured using a 120 A rogoewski current probe.




Power Integrations, Inc.

Tel: +1 408 414 9200 Fax: +1 408 414 9201

[www.power.com](http://www.power.com)

### 11.1.4 Output Voltage and Current at -40 °C<sup>23,24</sup>



**Figure 47 – Output Voltage and Current.**


$V_{IN} = 150 \text{ V}_{DC}$ , 1.835 Ω Load.

CH1:  $V_{IN}$ , 200 V / div.

CH5:  $V_{OUT}$ , 10 V / div.

CH8:  $I_{OUT}$ , 5 A / div.

Time: 100 ms / div.



**Figure 48 – Output Voltage and Current.**


$V_{IN} = 380 \text{ V}_{DC}$ , 1.835 Ω Load.

CH1:  $V_{IN}$ , 500 V / div.

CH5:  $V_{OUT}$ , 10 V / div.

CH8:  $I_{OUT}$ , 5 A / div.

Time: 100 ms / div.



**Figure 49 – Output Voltage and Current.**

$V_{IN} = 500 \text{ V}_{DC}$ , 1.835 Ω Load.

CH1:  $V_{IN}$ , 500 V / div.

CH5:  $V_{OUT}$ , 10 V / div.

CH8:  $I_{OUT}$ , 5 A / div.

Time: 100 ms / div.

<sup>23</sup> Voltage dip on the  $V_{IN}$  waveform is due to the effective line impedance from the DC link capacitor to the unit under test.

<sup>24</sup> Current waveforms were measured using a Yokogawa current probe.



Power Integrations, Inc.


Tel: +1 408 414 9200 Fax: +1 408 414 9201

[www.power.com](http://www.power.com)


### 11.1.5 InnoSwitch3-AQ Drain Voltage and Current at -40 °C<sup>25,26</sup>



**Figure 50 – INN3990CQ Drain Voltage and Current.**  
 $V_{IN} = 150$  V<sub>DC</sub>, 1.835 Ω Load.  
 CH1:  $V_{IN}$ , 200 V / div.  
 CH3:  $V_{DS,INNO}$ , 200 V / div.  
 CH4:  $I_{DS,INNO}$ , 2.5 A / div.  
 Time: 20 ms / div.



**Figure 51 – INN3990CQ Drain Voltage and Current.**  
 $V_{IN} = 380$  V<sub>DC</sub>, 1.835 Ω Load.  
 CH1:  $V_{IN}$ , 500 V / div.  
 CH3:  $V_{DS,INNO}$ , 200 V / div.  
 CH4:  $I_{DS,INNO}$ , 2.5 A / div.  
 Time: 20 ms / div.




**Figure 52 – INN3990CQ Drain Voltage and Current.**  
 $V_{IN} = 500$  V<sub>DC</sub>, 1.835 Ω Load.  
 CH1:  $V_{IN}$ , 500 V / div.  
 CH3:  $V_{DS,INNO}$ , 200 V / div.  
 CH4:  $I_{DS,INNO}$ , 2.5 A / div.  
 Time: 20 ms / div.

<sup>25</sup> The time between when  $V_{IN}$  is turned on and the InnoSwitch starts switching is due to the additional  $t_{AR}$  delay of InnoSwitch3.


<sup>26</sup> Current waveforms were measured using a 30 A Rogowski coil.




### 11.1.6 SR FET Drain Voltage and Current at -40 °C<sup>27,28</sup>



**Figure 53 – SR FET Drain Voltage and Current.**  
 $V_{IN} = 150 \text{ V}_{DC}$ , 1.835  $\Omega$  Load.  
 CH1:  $V_{IN}$ , 200 V / div.  
 CH6:  $V_{DS,SR}$ , 50 V / div.  
 CH7:  $I_{DS,SR}$ , 20 A / div.  
 Time: 20 ms / div.



**Figure 54 – SR FET Drain Voltage and Current.**  
 $V_{IN} = 380 \text{ V}_{DC}$ , 1.835  $\Omega$  Load.  
 CH1:  $V_{IN}$ , 500 V / div.  
 CH6:  $V_{DS,SR}$ , 50 V / div.  
 CH7:  $I_{DS,SR}$ , 20 A / div.  
 Time: 20 ms / div.



**Figure 55 – SR FET Drain Voltage and Current.**  
 $V_{IN} = 500 \text{ V}_{DC}$ , 1.835  $\Omega$  Load.  
 CH1:  $V_{IN}$ , 500 V / div.  
 CH6:  $V_{DS,SR}$ , 50 V / div.  
 CH7:  $I_{DS,SR}$ , 20 A / div.  
 Time: 20 ms / div.

<sup>27</sup> The time between when  $V_{IN}$  is turned on and the SR FET starts switching is due to the additional  $t_{AR}$  delay of InnoSwitch3.

<sup>28</sup> Current waveforms were measured using a 120 A Rogowski coil.



## 11.2 Steady-State Waveforms

### 11.2.1 Switching Waveforms at 85 °C

#### 11.2.1.1 Normal Operation Component Stress

		Steady-State Switching Waveforms 85 °C Ambient, Full Load				
Input	INN3990CQ			SR FETs		
V <sub>IN</sub> (V)	I <sub>D</sub> (A <sub>PK</sub> )	V <sub>DS</sub> (V <sub>PK</sub> )	V <sub>STRESS</sub> (%)	I <sub>D</sub> (A <sub>PK</sub> ) <sup>29</sup>	V <sub>DS</sub> (V <sub>PK</sub> ) <sup>30</sup>	V <sub>STRESS</sub> (%)
150	2.1	423	47	29	52	43.3
380	1.95	622	69.1	27.4	78	65
500	1.97	724	80.4	27.1	72.9	60.7


**Table 11 –** Summary of Critical Component Voltage Stresses at 85 °C Ambient Temperature.

<sup>29</sup> SR FET current is the sum of Q100 and Q101 currents.

<sup>30</sup> SR FET voltage was taken from Q101.



### 11.2.1.2 InnoSwitch3-AQ Drain Voltage and Current at 85 °C<sup>31</sup>



**Figure 56 – INN3990CQ Drain Voltage and Current.**

$V_{IN} = 150 \text{ V}_{DC}$ , 7.35 A Load.

CH3:  $V_{DS,INNO}$ , 200 V / div.

CH4:  $I_{DS,INNO}$ , 2.5 A / div.

Time: 200 μs / div.




**Figure 57 – INN3990CQ Drain Voltage and Current.**

$V_{IN} = 380 \text{ V}_{DC}$ , 7.35 A Load.

CH3:  $V_{DS,INNO}$ , 200 V / div.

CH4:  $I_{DS,INNO}$ , 2.5 A / div.

Time: 200 μs / div.



**Figure 58 – INN3990CQ Drain Voltage and Current.**

$V_{IN} = 500 \text{ V}_{DC}$ , 7.35 A Load.

CH3:  $V_{DS,INNO}$ , 200 V / div.


CH4:  $I_{DS,INNO}$ , 2.5 A / div.

Time: 200 μs / div.

<sup>31</sup> Current is measured using a 30 A Rogowski probe



### 11.2.1.3 SR-FET Drain Voltage and Current at 85 °C<sup>32</sup>




**Figure 59 – SR FET Drain Voltage and Current.**

$V_{IN} = 150 \text{ V}_{\text{DC}}$ , 7.35 A Load.

CH6:  $V_{DS,SR}$ , 50 V / div.

CH7:  $I_{DS,SR}$ , 20 A / div.

Time: 10 μs / div.




**Figure 60 – SR FET Drain Voltage and Current.**

$V_{IN} = 380 \text{ V}_{\text{DC}}$ , 7.35 A Load.

CH6:  $V_{DS,SR}$ , 50 V / div.

CH7:  $I_{DS,SR}$ , 20 A / div.

Time: 10 μs / div.



**Figure 61 – SR FET Drain Voltage and Current.**

$V_{IN} = 500 \text{ V}_{\text{DC}}$ , 7.35 A Load.

CH6:  $V_{DS,SR}$ , 50 V / div.

CH7:  $I_{DS,SR}$ , 20 A / div.

Time: 10 μs / div.

<sup>32</sup> Current is measured using a 120 A Rogowski probe



## 11.2.2 Switching Waveforms at -40 °C

### 11.2.2.1 Normal Operation Component Stress

<b>Input</b>	<b>Steady-State Switching Waveforms -40 °C Ambient, Full Load</b>					
	<b>INN3990CQ</b>			<b>SR FETs</b>		
<b>V<sub>IN</sub> (V)</b>	<b>I<sub>D</sub> (A<sub>PK</sub>)</b>	<b>V<sub>DS</sub> (V<sub>PK</sub>)</b>	<b>V<sub>STRESS</sub> (%)</b>	<b>I<sub>D</sub> (A<sub>PK</sub>)<sup>33</sup></b>	<b>V<sub>DS</sub> (V<sub>PK</sub>)<sup>34</sup></b>	<b>V<sub>STRESS</sub> (%)</b>
150	2.17	427	47.4	28.4	46	38.3
380	2.07	624	69.3	25.2	74	61.6
500	2.07	726	80.6	25	73.5	61.2

**Table 12** – Summary of Critical Component Voltage Stresses at -40 °C Ambient Temperature.

<sup>33</sup> SR FET current is the sum of Q100 and Q101 currents.

<sup>34</sup> SR FET voltage was taken from Q101.



### 11.2.2.2 InnoSwitch3-AQ Drain Voltage and Current at -40 °C<sup>35</sup>



**Figure 62 – INN3990CQ Drain Voltage and Current.**

$V_{IN} = 150 \text{ V}_{DC}$ , 7.35 A Load.

CH3:  $V_{DS,INNO}$ , 200 V / div.

CH4:  $I_{DS,INNO}$ , 2.5 A / div.

Time: 100  $\mu\text{s}$  / div.



**Figure 63 – INN3990CQ Drain Voltage and Current.**

$V_{IN} = 380 \text{ V}_{DC}$ , 7.35 A Load.

CH3:  $V_{DS,INNO}$ , 200 V / div.

CH4:  $I_{DS,INNO}$ , 2.5 A / div.

Time: 100  $\mu\text{s}$  / div.



**Figure 64 – INN3990CQ Drain Voltage and Current.**

$V_{IN} = 500 \text{ V}_{DC}$ , 7.35 A Load.

CH3:  $V_{DS,INNO}$ , 200 V / div.


CH4:  $I_{DS,INNO}$ , 2.5 A / div.

Time: 100  $\mu\text{s}$  / div.

<sup>35</sup> Current is measured using a 30 A Rogowski probe



### 11.2.2.3 SR FET Drain Voltage and Current at -40 °C<sup>36</sup>



**Figure 65 – SR FET Drain Voltage and Current.**

$V_{IN} = 150 \text{ V}_{DC}$ , 7.35 A Load.

CH6:  $V_{DS,SR}$ , 50 V / div.

CH7:  $I_{DS,SR}$ , 20 A / div.

Time: 20 ms / div.




**Figure 66 – SR FET Drain Voltage and Current.**

$V_{IN} = 380 \text{ V}_{DC}$ , 7.35 A Load.

CH6:  $V_{DS,SR}$ , 50 V / div.

CH7:  $I_{DS,SR}$ , 20 A / div.

Time: 20 ms / div.



**Figure 67 – SR FET Drain Voltage and Current.**

$V_{IN} = 500 \text{ V}_{DC}$ , 7.35 A Load.

CH6:  $V_{DS,SR}$ , 50 V / div.

CH7:  $I_{DS,SR}$ , 20 A / div.


Time: 20 ms / div.

<sup>36</sup> Current is measured using a 120 A Rogowski probe




### 11.2.2.4 Short-Circuit Response at 85 °C


The unit was tested by applying an output short-circuit during normal working conditions and then removing the short-circuit to see if the unit could recover and operate normally. The expected response during short-circuit is for the unit to go to AR (auto-restart) mode and attempt recovery every 1.7 to 2.11 seconds. Full load configuration is at  $1.835\ \Omega$  constant resistance.



**Figure 68 – INN3990CQ and SR FET Drain Voltage.**  
 $V_{IN} = 150\text{ V}_{DC}$ ,  $1.835\ \Omega$ -Short- $1.835\ \Omega$ .  
 CH3:  $V_{DS,INNO}$ , 200 V / div.  
 CH6:  $V_{DS,SR}$ , 50 V /div.  
 CH8:  $I_{DS,SR}$ , 20 A / div.  
 Time: 2 s / div.



**Figure 69 – INN3990CQ and SR FET Drain Voltage.**  
 $V_{IN} = 380\text{ V}_{DC}$ ,  $1.835\ \Omega$ -Short- $1.835\ \Omega$  .  
 CH3:  $V_{DS,INNO}$ , 200 V / div.  
 CH6:  $V_{DS,SR}$ , 50 V /div.  
 CH8:  $I_{DS,SR}$ , 20 A / div.  
 Time: 2 s / div.



**Figure 70 – INN3990CQ and SR FET Drain Voltage.**  
 $V_{IN} = 500\text{ V}_{DC}$ ,  $1.835\ \Omega$ -Short- $1.835\ \Omega$  .  
 CH3:  $V_{DS,INNO}$ , 200 V / div.  
 CH6:  $V_{DS,SR}$ , 50 V /div.  
 CH8:  $I_{DS,SR}$ , 20 A / div.  
 Time: 2 s / div.



### 11.3 Load Transient Response




Output voltage waveform on the board was captured with dynamic load transient from 0% to 90% and 10% to 90%. The duration for the load states is set to 500 ms, and the load slew rate is 400 mA /  $\mu$ s. The test is done at 85 °C ambient temperature with 10 samples taken per case.

Dynamic Load Settings	V <sub>IN</sub> (V)	ΔV <sub>+</sub> (V)	ΔV <sub>-</sub> (V)
0% to 90%	150	0.246	-0.446
	190	0.255	-0.373
	380	0.255	-0.360
10% to 90%	150	0.225	-0.401
	190	0.243	-0.325
	380	0.239	-0.313


**Table 13 – Load Transient Response.**




### 11.3.1 Output Voltage Ripple with 0% to 90% Transient Load at 85 °C




### 11.3.2 Output Voltage Ripple with 10% to 90% Transient Load at 85 °C



**Figure 74 – Output Voltage and Current.**  
150 V<sub>DC</sub>, 85 °C Ambient.  
0.735 A to 7.35 A Transient Load  
CH1:  $V_{RIPPLE}$ , 200 mV / div.  
CH2:  $I_{OUT}$ , 5 A / div.  
Time: 200 ms / div.



**Figure 75 – Output Voltage and Current.**  
380 V<sub>DC</sub>, 85 °C Ambient.  
0.735 A to 7.35 A Transient Load  
CH1:  $V_{RIPPLE}$ , 200 mV / div.  
CH2:  $I_{OUT}$ , 5 A / div.  
Time: 200 ms / div.



**Figure 76 – Output Voltage and Current.**  
500 V<sub>DC</sub>, 85 °C Ambient.  
0.735 A to 7.35 A Transient Load  
CH1:  $V_{RIPPLE}$ , 200 mV / div.  
CH2:  $I_{OUT}$ , 5 A / div.  
Time: 200 ms / div.




## 11.4 Output Ripple Measurements

### 11.4.1 Ripple Measurement Technique

A modified oscilloscope test probe must be utilized for DC output ripple measurements to reduce spurious signals due to noise pick-up. Details of the probe modification are provided in Figure 77 and Figure 78 below.

A CT2708 probe adapter is affixed with a 10  $\mu\text{F}$  / 50 V electrolytic capacitor in parallel with a 1  $\mu\text{F}$  / 50 V ceramic capacitor across the probe tip. Coaxial wires kept as short as possible are soldered directly to the probe and the output terminals.



**Figure 77** – Oscilloscope Probe Prepared for Ripple Measurement. (End Cap and Ground Lead Removed.)







**Figure 78** – Oscilloscope Probe with Cal Test CT2708 BNC Adapter. (Modified with Wires for Ripple Measurements, and a Parallel Decoupling Capacitor Added.)

### 11.4.2 Output Voltage Ripple Waveforms

Output voltage ripple waveform was captured at the output terminals using the ripple measurement probe with a decoupling capacitor. The waveforms shown are taken at the load setting where the highest ripple was observed for every input voltage setting.


#### 11.4.2.1 Output Voltage Ripple at 85 °C Constant Full Load<sup>37</sup>




<sup>37</sup> Peak-to-peak voltage measurement recorded in each oscilloscope capture is the worst-case ripple which includes both the low frequency and high frequency switching voltage ripple (top portion of each capture).




### 11.4.2.2 Output Voltage Ripple at -40 °C Constant Full Load<sup>38</sup>




**Figure 83 – Output Voltage Ripple.**  
150 V<sub>DC</sub>, 4.41 A Load, -40 °C Ambient.  
CH1: V<sub>RIPPLE</sub>, 50 mV / div.  
Time: 1 ms / div.  
V<sub>RIPPLE</sub> = 150 mV.



**Figure 84 – Output Voltage Ripple.**  
190 V<sub>DC</sub>, 6.61 A Load, -40 °C Ambient.  
CH1: V<sub>RIPPLE</sub>, 50 mV / div.  
Time: 1 ms / div.  
V<sub>RIPPLE</sub> = 141 mV.



**Figure 85 – Output Voltage Ripple.**  
380 V<sub>DC</sub>, 5.88 A Load, -40 °C Ambient.  
CH1: V<sub>RIPPLE</sub>, 50 mV / div.  
Time: 1 ms / div.  
V<sub>RIPPLE</sub> = 103 mV.




**Figure 86 – Output Voltage Ripple.**  
500 V<sub>DC</sub>, 7.35 A Load, -40 °C Ambient.  
CH1: V<sub>RIPPLE</sub>, 50 mV / div.  
Time: 1 ms / div.  
V<sub>RIPPLE</sub> = 138 mV.


<sup>38</sup> Peak-to-peak voltage measurement recorded in each oscilloscope capture is the worst-case ripple which includes both the low frequency and high frequency switching voltage ripple (top portion of each capture).




### 11.4.2.3 Output Voltage Ripple at 25 °C Constant Full Load<sup>39</sup>




**Figure 87 – Output Voltage Ripple.**  
150 V<sub>DC</sub>, 5.88 A Load, 25 °C Ambient.  
CH1: V<sub>RIPPLE</sub>, 50 mV / div.  
Time: 1 ms / div.  
V<sub>RIPPLE</sub> = 147 mV



**Figure 88 – Output Voltage Ripple.**  
190 V<sub>DC</sub>, 6.61 A Load, 25 °C Ambient.  
CH1: V<sub>RIPPLE</sub>, 50 mV / div.  
Time: 1 ms / div.  
V<sub>RIPPLE</sub> = 137 mV



**Figure 89 – Output Voltage Ripple.**  
380 V<sub>DC</sub>, 7.35 A Load, 25 °C Ambient.  
CH1: V<sub>RIPPLE</sub>, 50 mV / div.  
Time: 1 ms / div.  
V<sub>RIPPLE</sub> = 103 mV.




**Figure 90 – Output Voltage Ripple.**  
500 V<sub>DC</sub>, 7.35 A Load, 25 °C Ambient.  
CH2: V<sub>RIPPLE</sub>, 50 mV / div.  
Time: 1 ms / div.  
V<sub>RIPPLE</sub> = 135 mV.

<sup>39</sup> Peak-to-peak voltage measurement recorded in each oscilloscope capture is the worst-case ripple which includes both the low frequency and high frequency switching voltage ripple (top portion of each capture).




### 11.4.3 Output Ripple vs. Load

#### 11.4.3.1 Output Ripple at 85 °C




**Figure 91** – Output Ripple Voltage Across Whole Load Range (85 °C Ambient).

### 11.4.3.2 Output Ripple at 25 °C



**Figure 92 – Output Ripple Voltage Across Whole Load Range (25 °C Ambient).**

### 11.4.3.3 Output Ripple at -40 °C




**Figure 93 – Output Ripple Voltage Across Whole Load Range (-40 °C Ambient).**

## 12 Maximum Output Power

The unit under test was placed inside a thermal chamber. The chamber was pre-heated to 85 °C for at least 30 minutes before turning on the unit under test. The unit was soaked for at least 30 minutes for every change in the input voltage and loading condition during the start of each test sequence to allow component temperatures to settle.

Maximum output power capability at a given input voltage was determined by finding the maximum loading condition in which the unit doesn't enter auto-restart (AR) mode operation or trigger any overtemperature protection. Component case temperature ratings for the critical components were also considered in determining the maximum output power capability.



**Figure 94** – Maximum Output Power Curve at 85 °C Ambient Temperature.

Input Voltage (V)	Maximum Power (W)	Limiting Factor	Value (°C)
120	90	Transformer Winding Temperature	135.15
80	74	Transformer Winding Temperature	135.15
40	3.75	InnoSwitch3-AQ Power Limit	

**Table 14** – Maximum Output Power Capability Limiting Factor.

## 13 Revision History

Date	Author	Revision	Description & Changes	Reviewed
14-Aug-23	MR	1.0	Initial Release.	CC/JRLC/MCR
04-Apr-24	JS	1.1	Minor Corrections.	Apps & Mktg



**For the latest updates, visit our website: [www.power.com](http://www.power.com)**

Reference Designs are technical proposals concerning how to use Power Integrations' gate drivers in particular applications and/or with certain power modules. These proposals are "as is" and are not subject to any qualification process. The suitability, implementation and qualification are the sole responsibility of the end user. The statements, technical information and recommendations contained herein are believed to be accurate as of the date hereof. All parameters, numbers, values and other technical data included in the technical information were calculated and determined to our best knowledge in accordance with the relevant technical norms (if any). They may be based on assumptions or operational conditions that do not necessarily apply in general. We exclude any representation or warranty, express or implied, in relation to the accuracy or completeness of the statements, technical information and recommendations contained herein. No responsibility is accepted for the accuracy or sufficiency of any of the statements, technical information, recommendations or opinions communicated and any liability for any direct, indirect or consequential loss or damage suffered by any person arising therefrom is expressly disclaimed.

Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power Integrations does not assume any liability arising from the use of any device or circuit described herein. POWER INTEGRATIONS MAKES NO WARRANTY HEREIN AND SPECIFICALLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF THIRD PARTY RIGHTS.

**Patent Information**

The products and applications illustrated herein (including transformer construction and circuits' external to the products) may be covered by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations' patents may be found at [www.power.com](http://www.power.com). Power Integrations grants its customers a license under certain patent rights as set forth at <http://www.power.com/ip.htm>.

Power Integrations, the Power Integrations logo, CAPZero, ChiPhy, CHY, DPA-Switch, EcoSmart, E-Shield, eSIP, eSOP, HiperLCS, HiperPLC, HiperPFS, HiperTFS, InnoSwitch, Innovation in Power Conversion, InSOP, LinkSwitch, LinkZero, LYTSwitch, SENZero, TinySwitch, TOPSwitch, PI, PI Expert, PowiGaN, SCALE, SCALE-1, SCALE-2, SCALE-3 and SCALE-iDriver, are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies. ©2022, Power Integrations, Inc.

**Power Integrations Worldwide Sales Support Locations**

**WORLD HEADQUARTERS**

5245 Hellyer Avenue  
San Jose, CA 95138, USA.  
Main: +1-408-414-9200  
Customer Service:  
Worldwide: +1-65-635-64480  
Americas: +1-408-414-9621  
e-mail: usasales@power.com

**CHINA (SHANGHAI)**

Rm 2410, Charity Plaza, No. 88,  
North Caoxi Road,  
Shanghai, PRC 200030  
Phone: +86-21-6354-6323  
e-mail: [chinasales@power.com](mailto:chinasales@power.com)

**CHINA (SHENZHEN)**

17/F, Hivac Building, No. 2, Keji  
Nan 8th Road, Nanshan District,  
Shenzhen, China, 518057  
Phone: +86-755-8672-8689  
e-mail: [chinasales@power.com](mailto:chinasales@power.com)

**GERMANY**

(AC-DC/LED/Motor Control Sales)  
Einsteinring 24  
85609 Dornach/Aschheim  
Germany  
Tel: +49-89-5527-39100  
e-mail: [eurosales@power.com](mailto:eurosales@power.com)

**GERMANY (Gate Driver Sales)**

HellwegForum 3  
59469 Ense  
Germany  
Tel: +49-2938-64-39990  
e-mail: [igbt-driver.sales@power.com](mailto:igbt-driver.sales@power.com)

**INDIA**

#1, 14<sup>th</sup> Main Road  
Vasanthanagar  
Bangalore-560052  
India  
Phone: +91-80-4113-8020  
e-mail: [indiasales@power.com](mailto:indiasales@power.com)

**ITALY**

Via Milanesi 20, 3<sup>rd</sup>. Fl.  
20099 Sesto San Giovanni (MI) Italy  
Phone: +39-024-550-8701  
e-mail: [eurosales@power.com](mailto:eurosales@power.com)

**JAPAN**

Yusen Shin-Yokohama 1-chome Bldg.  
1-7-9, Shin-Yokohama, Kohoku-ku  
Yokohama-shi,  
Kanagawa 222-0033 Japan  
Phone: +81-45-471-1021  
e-mail: [japansales@power.com](mailto:japansales@power.com)

**KOREA**

RM 602, 6FL  
Korea City Air Terminal B/D,  
159-6  
Samsung-Dong, Kangnam-Gu,  
Seoul, 135-728 Korea  
Phone: +82-2-2016-6610  
e-mail: [koreasales@power.com](mailto:koreasales@power.com)

**SINGAPORE**

51 Newton Road,  
#19-01/05 Goldhill Plaza  
Singapore, 308900  
Phone: +65-6358-2160  
e-mail: [singaporesales@power.com](mailto:singaporesales@power.com)

**TAIWAN**

5F, No. 318, Nei Hu Rd.,  
Sec. 1  
Nei Hu District  
Taipei 11493, Taiwan R.O.C.  
Phone: +886-2-2659-4570  
e-mail: [taiwansales@power.com](mailto:taiwansales@power.com)

**UK**

Building 5, Suite 21  
The Westbrook Centre  
Milton Road  
Cambridge  
CB4 1YG  
Phone: +44 (0) 7823-557484  
e-mail: [eurosales@power.com](mailto:eurosales@power.com)

